

CS 315-01 Processor Design Components

C coding

Data representation

Memory

RISC-V Assembly

RISC-V Machine Code

RISC-V Emulator

Cache Design


Digital Design

Processor Design

Instruction Set Architecture (ISA)

Micro architecture

Computer Architecture



Processor Design

Moore's Law

The number of transistors doubles every 1.5 years.

Two micro architecture \uparrow
increased size
increased density

single-cycle processor

→ Pipelined processor

This class

Super scalar

Out of order execution



Speculative execution

Lab 05 → Lab 06 → Project 06

\uparrow
single-cycle
RISC-V

Single Cycle Processor


control lines



Register File

32 64-bit Registers X_0, X_1, \dots, X_{31}

Read up to two register values on a single clock cycle and we write to one register. X_0 (zero) will always be 0, cannot update.



RP - read reg #


RD - read data

WR - write register

WD - write data

WE - write enable


Adding CLR to Digital Register



64 bit Reg with CLR


Synchronous
Clear

Register File Implementation




add to, t1, t1

Decoder with EN



Alternative



x_0 $\bigcirc \rightarrow \Delta x_0$

